Skip to content

boards: intel: Add WCL board support #99205

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
merged 7 commits into from
Nov 24, 2025
Merged

boards: intel: Add WCL board support #99205

merged 7 commits into from
Nov 24, 2025
+929 −2

Conversation

@sswetha18
Copy link
Contributor

@sswetha18 sswetha18 commented Nov 11, 2025 •
edited
Loading

This commit introduces support for Intel Wildcat Lake (WCL) enabling Zephyr RTOS to run on this platform. New additions include complete board definition and configuration, SoC support for the Wildcat Lake platform, device tree definitions and CPU bindings, GPIO driver extensions, and test overlays for peripheral validation.

@sswetha18 sswetha18 changed the title Wcl board def boards: intel: Add WCL board support Nov 11, 2025
@sswetha18 sswetha18 force-pushed the wcl_board_def branch 2 times, most recently from 5aa79e2 to 5e317b2 Compare November 11, 2025 15:53
@sswetha18 sswetha18 marked this pull request as ready for review November 12, 2025 03:09
@zephyrbot zephyrbot added area: Boards/SoCs area: SPI SPI bus area: Devicetree Bindings area: UART Universal Asynchronous Receiver-Transmitter platform: X86 x86 and x86-64 area: GPIO area: Disk Access area: Tests Issues related to a particular existing or missing test platform: Intel Intel Corporation labels Nov 12, 2025
@sswetha18 sswetha18 force-pushed the wcl_board_def branch 2 times, most recently from 96a6002 to 37c84c5 Compare November 12, 2025 05:46
nordicjm
nordicjm requested changes Nov 12, 2025
View reviewed changes
Copy link
Contributor

@nordicjm nordicjm left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

PR should be split into multiple commits e.g. one for adding SoC, one for adding board

@sswetha18 sswetha18 force-pushed the wcl_board_def branch 2 times, most recently from f972748 to 64adf5a Compare November 12, 2025 10:48
@sswetha18
Copy link
Contributor Author

sswetha18 commented Nov 21, 2025

It seems some patch ordering issues are still here, otherwise looks good.

Do check now

@sswetha18
Copy link
Contributor Author

sswetha18 commented Nov 21, 2025

@nordicjm @edersondisouza @tejlmand Fixed all the received comments. If no other changes required, Do approved this PR.

@nordicjm
Copy link
Contributor

nordicjm commented Nov 21, 2025

@nordicjm @edersondisouza @tejlmand Fixed all the received comments. If no other changes required, Do approved this PR.

Pro tip: in the top right is this
image
click the refresh button next to names so people know your PR is ready to review, without doing that it doesn't appear in review lists and people are unlikely to remember after going through 200+ emails to look the PR up and find it :)

@sswetha18
Copy link
Contributor Author

sswetha18 commented Nov 21, 2025

@nordicjm @edersondisouza @tejlmand Fixed all the received comments. If no other changes required, Do approved this PR.

Pro tip: in the top right is this image click the refresh button next to names so people know your PR is ready to review, without doing that it doesn't appear in review lists and people are unlikely to remember after going through 200+ emails to look the PR up and find it :)

Done

nordicjm
nordicjm previously approved these changes Nov 21, 2025
View reviewed changes
@edersondisouza
Copy link
Contributor

edersondisouza commented Nov 21, 2025

It seems some patch ordering issues are still here, otherwise looks good.

Do check now

The ordering issues are still there: including wildcat_lake.dtsi before the file is added, and the hpet binding clock-frequency property being fixed on next patch. Maybe simply squash the "dts" patch into the "boards" one?

@sswetha18
soc: intel: wildcat_lake: Add soc support for WCL
1f03e4f 
This commit introduces SOC support for
Wildcat Lake.

Signed-off-by: S Swetha <s.swetha@intel.com>
@sswetha18
dts: bindings: cpu: Add wildcat lake yaml
42d88fb 
Add wildcat lake yaml

Signed-off-by: S Swetha <s.swetha@intel.com>
@sswetha18
dts: bindings: timer: Fix HPET clock frequency property
a189397 
Fix HPET Clock-frequency property in yaml file

Signed-off-by: S Swetha <s.swetha@intel.com>
@sswetha18
dts: x86: intel: Add wildcat lake dtsi
ff5eef5 
This commit introduces device treee source for
Wildcat Lake platform

Signed-off-by: S Swetha <s.swetha@intel.com>
@sswetha18
boards: intel: wcl: Add board definition
2d0b94e 
This commit introduces board defintion for Wildcat Lake.

Signed-off-by: S Swetha <s.swetha@intel.com>
@sswetha18
tests: drivers: Add overlays for intel wcl boards
f909e0b 
This commit introduces overlay files for intel
Wildcat lake boards

Signed-off-by: S Swetha <s.swetha@intel.com>
@sswetha18
drivers: gpio: intel: Fix Pad IO Termination values
2f7f441 
Swap PAD_CFG1_IOSTERM_PU and PAD_CFG1_IOSTERM_PD values.

Signed-off-by: S Swetha <s.swetha@intel.com>
@sswetha18 sswetha18 requested a review from nordicjm November 23, 2025 08:21
@sswetha18
Copy link
Contributor Author

sswetha18 commented Nov 23, 2025

It seems some patch ordering issues are still here, otherwise looks good.

Do check now

The ordering issues are still there: including wildcat_lake.dtsi before the file is added, and the hpet binding clock-frequency property being fixed on next patch. Maybe simply squash the "dts" patch into the "boards" one?

Fixed. Do check now

@sonarqubecloud
Copy link

sonarqubecloud bot commented Nov 23, 2025

Quality Gate Passed Quality Gate passed

Issues
0 New issues
0 Accepted issues

Measures
0 Security Hotspots
0.0% Coverage on New Code
0.0% Duplication on New Code

See analysis details on SonarQube Cloud

@sswetha18
Copy link
Contributor Author

sswetha18 commented Nov 24, 2025

@edersondisouza Do review

@sswetha18
Copy link
Contributor Author

sswetha18 commented Nov 24, 2025

@edersondisouza Please review the updated changes

@nashif nashif assigned edersondisouza and unassigned nordicjm Nov 24, 2025
@kartben kartben merged commit e891ca6 into zephyrproject-rtos:main Nov 24, 2025
29 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

@kartben kartben kartben left review comments

@nashif nashif nashif approved these changes

@edersondisouza edersondisouza edersondisouza approved these changes

@ceolin ceolin Awaiting requested review from ceolin

@danieldegrasse danieldegrasse Awaiting requested review from danieldegrasse

@dcpleung dcpleung Awaiting requested review from dcpleung

@henrikbrixandersen henrikbrixandersen Awaiting requested review from henrikbrixandersen

@jfischer-no jfischer-no Awaiting requested review from jfischer-no

@najumon1980 najumon1980 Awaiting requested review from najumon1980

@tbursztyka tbursztyka Awaiting requested review from tbursztyka

@teburd teburd Awaiting requested review from teburd

@andyross andyross Awaiting requested review from andyross

@tejlmand tejlmand Awaiting requested review from tejlmand

@nordicjm nordicjm Awaiting requested review from nordicjm

Assignees

@edersondisouza edersondisouza

Labels

area: Boards/SoCs area: Devicetree Bindings area: Disk Access area: GPIO area: SPI SPI bus area: Tests Issues related to a particular existing or missing test area: UART Universal Asynchronous Receiver-Transmitter platform: Intel Intel Corporation platform: X86 x86 and x86-64

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

8 participants

@sswetha18 @danieldegrasse @nordicjm @edersondisouza @kartben @nashif @tejlmand @zephyrbot